module test (
    input clk,
    input rst_n,
    output reg [7:0] y
);

always @(posedge clk or negedge rst_n)begin
    if(!rst_n) y <= 0;
    else y <= y + 1;
end

endmodule